Abstract-Clock synchronization is critical for many WSNs due to the need of inter-node coordination and collaborative information processing. Existing protocols based on message passing achieve satisfactory clock synchronization accuracy, however, incur prohibitively high overhead especially in large-scale networks. In this paper, we propose a new clock synchronization approach called ROCS which exploits the radio data system (RDS) from FM radio stations. First, we design a new hardware FM receiver that can extract a periodic pulse from FM broadcasts, referred to as RDS clock. We then conduct a large-scale measurement study of RDS clock in our lab for a period of six days and on a vehicle driving through a metropolitan area of over 40 km 2 . Our results show that RDS clock is highly stable and hence is a viable means to calibrate the clocks of large-scale city-wide sensor networks. To reduce the high power consumption of FM receiver, ROCS adaptively calibrates the native clock via the RDS clock. We implement ROCS in TinyOS on our hardware FM receiver and a TelosB-compatible WSN platform. Our extensive experiments using a 12-node testbed and our driving measurement traces show that ROCS achieves accurate and precise clock synchronization with low power consumption.
INTRODUCTION
R ECENTLY, cyber physical systems (CPSs) have gained increasingly attention in various applications including health/home care, smart building, advanced power grid, transportation systems, etc. WSNs serve as a key component to couple the fine-grained physical world with computational components in order to form a tunable close-loop control system. In WSNs, multiple nodes are usually required to cooperatively finish a distributed task where different nodes need to maintain a common notion of time. For example, samples from different sensors often require to be processed collaboratively in order to infer the information of interest. Precise timestamping is thus essential for data ordering and processing. Moreover, a common time representation is critical for battery-powered nodes that must coordinate their duty cycles and communication activities in order for the energy efficiency.
There are several key challenges for time synchronization in WSNs. First, because of the size constraint and tight power budget, current sensor network platforms generate on-board clock from low-cost off-the-shelf CMOS crystal oscillators. The on-board crystal oscillator often suffers significant frequency drifts which can be affected by several environmental factors such as temperature and humidity. The 32.768 KHz oscillator used by popular WSN platforms such as TelosB [18] has a drift rate of 30-50 part per million (ppm). A recent empirical study [13] based on a 5 MHz oscillator on the Mica2 motes [7] showed that a difference of 5 C may lead to a clock speed change up to 1ms per second. As a result, frequent clock calibration is inevitable for achieving accurate local timekeeping. Second, many today's sensing applications have a large spatial scale involving tens or even thousands of nodes. Frequent (re-) synchronization of nodes' clocks is required to maintain accurate time across the network, which often incurs significant overhead.
Existing time synchronization approaches for WSNs fall into two basic categories. A number of sophisticated ad hoc message passing protocols have been developed to synchronize clocks in a network by using node-to-node message passing. Representative examples include RBS [8] , TPSN [9] and FTSP [16] . Although these protocols can achieve satisfactory synchronization accuracy, they incur prohibitively high overhead when the network scales to over tens of nodes. For instance, an in-depth analysis showed that the clock skew in FTSP grows exponentially with network diameter [13] . Another time synchronization approach takes advantage of the global time references from existing infrastructures including global positioning system (GPS), timekeeping radio stations (e.g., WWVB in the US and JJY in Japan), or even power grid [20] . These solutions largely reduce the message exchanges among nodes by synchronizing the network to a global time reference. However, high power consumption and geographic constraints prevent them from being widely adopted in WSNs. For instance, the signals of GPS and timekeeping radios have poor indoor receptions [4] while the electromagnetic field is only strong enough in the vicinity of power lines [20] .
In this paper, we propose a new clock calibration approach for WSNs, which exploits the radio data system (RDS) of FM radios. RDS is a communication protocol for embedding digital information into traditional FM radio broadcasting. RDS is intended to be used to transmit information such as station name, alternative frequencies, and advertisements. In addition, due to its excellent coverage, RDS is used for programmable communicating thermostat (PCT) by California Energy Commission, where RDS carries "time-based pricing" information from the operator. RDS uses a stable pilot-tone FM frequency (typically 19 KHz) to encode its data blocks. FM receiver chipset generates a hardware interrupt after decoding each RDS block. These successive interrupts constitute a clock pulse at a period of 21;894 ms. We show that this RDS clock signal can be exploited as a global reference for accurate and precise clock calibration of low-power sensor nodes. Our approach has several major advantages. First, induced by the pilot-tone frequency from FM radio stations, the RDS clock exhibits a highly stable period. Sensor nodes thus achieve an accurate timebase by synchronizing to the RDS clock signal. Second, today's FM radios typically have good reception across large metropolitan areas for both indoor/outdoor environments. Finally, due to the popularity of FM radios on mobile phones, the market price of FM receivers has drastically reduced. Commercial FM receiver chipsets cost about $2 $ $3/unit. These features make RDS clock ideal for synchronizing large-scale city-wide sensor networks. As nodes can calibrate their clocks to RDS without message exchange, time synchronization can be maintained even when the network is temporarily disconnected, which is typical for many mobility-enabled scenarios such as vehicular or body sensor networks. Despite the aforementioned advantages, a major concern of this approach is the high power consumption of FM receivers. With a typical power consumption about 50 mW, FM receiver chipsets can significantly shorten the lifetime of battery-power sensor nodes. While clock calibration only achieves the same time scale, we rely on existing message passing protocols like TPSN [9] and FTSP [16] to maintain a wall clock. This paper has contributions as follows. (1) as far as we know, we are the first to exploit FM RDS signal as a clock source for clock calibration in sensor networks. This is done by using a self-designed FM receiver (including both the FM chipset and the peripherals) which provides a clock signal in the form of periodic interrupt pulses and can be easily integrated with popular WSN platforms like TelosB. (2) we measure the timing accuracy of RDS clock in our lab for a period of six days and on a vehicle driving through a metropolitan area of over 40 km 2 . Our results show that the RDS clock is viable for accurate and precise clock synchronization due to its highly stable period. To our best knowledge, this is the first large-scale empirical study of RDS timing performance. (3) we design a new protocol called RDSassisted clOck Calibration for Sensornet (ROCS). ROCS achieves accurate and precise timekeeping at low power consumption, by leveraging on both the stable low-frequency RDS clock and the dynamic high-frequency native clock. By intelligently predicting the time error due to drift, ROCS adaptively calibrates the native clock via the RDS clock. As a result, the active time of FM receiver can be minimized while a desired calibration error bound is maintained. (4) We implement ROCS on our hardware FM receiver and a TelosB-compatible WSN platform. Our extensive experiments using a 12-node testbed and our driving measurement traces show that ROCS achieves accurate and precise clock synchronization with low power consumption.
The rest of the paper is organized as follows. Section 2 reviews related work. Section 3 introduces the background on FM and RDS. Section 4 describes the generation of the RDS clock based on our FM receiver. In Section 5, we present the measurement results of RDS timing performance. Sections 6 and 7 provide an overview of our approach and the design of ROCS protocol, respectively. Section 8 presents the implementation and experimental results. Section 9 concludes the paper.
RELATED WORK
Time synchronization in distributed systems has been extensively studied. Traditional approaches rely on message exchange among nodes to achieve a wall-clock time scale. The most commonly adopted method is the Network Time Protocol (NTP) [17] which is originally designed for Internet applications. NTP requires frequent message exchange to estimate the clock difference between time servers and clients. As a result, it is ill-suited for WSNs where the communication bandwidth and energy supply are scarce. Moreover, as NTP is designed for Internet applications, its accuracy is not satisfactory for many WSNs.
Several message passing protocols have been developed to achieve accurate time synchronization in WSNs. They differ mainly in how to eliminate timing jitters on the message passing path. RBS [8] exploits the broadcast nature of wireless communication for clock synchronization. In RBS, the receivers of broadcasts estimate and correct pairwise clock skews between each other via message exchange. TPSN [9] and FTSP [16] use low-level hardware timestamping to eliminate the nondeterministic timing jitters from various sources. Different from RBS that maintains a relative clock time scale for each pair of neighboring nodes, TPSN and FTSP can achieve a global common time scale across the network. These message passing protocols rely on control message flooding to achieve global time synchronization, which consumes a significant amount of energy. For instance, based on hardware experiments in TPSN and FTSP, in order to achieve a precision of 1 ms, resynchronization needs to be done across the complete network every 1 $ 3 minutes. However, when the environment remains quite stable or the required precision is low, the frequency of resynchronization can be reduced for all above protocols. Several recent studies [3] , [10] , [22] seek to reduce the frequency in various ways. In [10] , Kalman filter is applied to track the clock offset and skew, while in [22] and [3] , temperature-compensated mechanisms are used to mitigate the temperature-induced clock drift.
The studies most related to our work take advantage of global time reference broadcasted by various sources. global positioning system provides highly accurate time from satellite transmissions. However, the signals from GPS have poor penetration through buildings, which largely restricts them to outdoor applications. Moreover, the high power consumption and costs of the GPS receivers prevent them from being integrated with every node in large sensor networks. The RT-Link protocol [21] uses an AM radio to broadcast global time beacons to other receivers through the wiring infrastructure of a building. However, the centralized AM radio is expensive and difficult to install. Recently, the electromagnetic field radiated from AC power lines is exploited for clock calibration [20] . However, due to significant decay, these signals can only be utilized in the vicinity of power lines. A number of timekeeping radio stations (e.g., WWVB in the US and JJY in Japan) broadcast accurate wall-clock time typically generated from an atomic clock. For example, WWVB uses a pulse-per-second modulation method to encode the time information. As a result, a WWVB receiver can easily obtain the absolute time by decoding the signal. WWVB receivers are usually inexpensive and power efficient [21] . In [21] , the WWVB receiver board draws 0.6 mA at 3 Volts when activated while 5 mA when powered off. However, the indoor reception is shown to be poor [20] . Moreover, time keeping radio signals are only available in a few countries (such as USA, Japan, and parts of Europe). A recent measurement study [4] shows that the WWVB signal is only decodable during 47 percent of the experiment time indoors and 75 percent outdoors, respectively, during the experiments conducted about 2,400 km from the WWVB station. In contrast, FM RDS signals have good reception quality in most indoor/outdoor environments and are widely available. By employing a duty-cycling method, we can reduce the average power consumption of our RDS receiver to 20 mW as shown in Section 8.2. Though RDS signals are with good coverage in city areas, there are places with no RDS signals where our system fails to work. In such cases, message passing protocols are more suitable.
The idea of using two clocks for time synchronization has been explored recently [12] , [22] . In [12] , the HARMONIA system relies on an accurate real time clock (RTC) for timekeeping at a coarse granularity (1 second) while the highfrequency micro-controller clock is used to synchronize RTCs. In [22] , a fast clock (an 8 MHz FPGA-based clock) is periodically activated to assist a slow clock (a 32 KHz crystal oscillator) to achieve high-resolution timestamping for radio events. The performance of these approaches largely depends on the precision and stability of the higher-frequency clock. Moreover, without a global time reference, they still require message passing among nodes to calibrate their clocks. Although our approach also uses a dual-clock framework (the RDS clock and the on-board 32 KHz oscillator), the principle is fundamentally different from existing work. In our framework, the RDS clock is a global reference for all nodes while the native clock is calibrated according to the RDS clock to generate the logic time. Our approach largely reduces message passing by taking advantage of the global timebase induced by RDS. Moreover, several new mechanisms are required to exploit the RDS clock, which include extracting periodic pulses from RDS signal, estimating clock frequency ratio drift, and adapting calibration cycles for energy efficiency.
BACKGROUND ON FM AND RDS
Radio data system [1] is a communication protocol standard defined to embed digital information in traditional FM radio channels. RDS utilizes the sideband of 55 to 59 KHz to transmit small amounts of information such as alternative frequency, programme of a FM radio station, and time. In 2003, it is estimated that 15 percent of the approximately 5,000 FM stations in the United States utilized RDS [15] . Table 1 lists a number of FM stations supporting RDS received in the author's apartment.
FM transmitters use a base frequency called pilot-tone frequency (typically 19 KHz) to generate various frequencies used by FM broadcasting. As the pilot-tone signal is highly stable, it could be used as a global time reference, as first demonstrated in [11] . However, to the best of our knowledge, no commercial FM chipsets can extract this signal from FM broadcast. We now discuss how to obtain a pulse signal from FM RDS broadcasting, which will be used for calibrating the clocks of sensor nodes.
During RDS broadcasting, the sender is the FM station while the receivers are the FM chipsets. At the sender side, RDS modulates data at a fixed rate of 1,187.5 bps using differentially-coded Binary Phase Shift Keying (BPSK) [1] . The data rate is exactly 16 division of the pilot-tone frequency. The RDS bits are streamed continuously in the form of RDS groups. An RDS group consists of 104 bits which are divided into four 26-bit blocks. More details on the RDS broadcasting format can be found in the RDS standard [1] . At the receiver side, most commercial RDS-enabled FM chipsets generate an interrupt after decoding an RDS block or group. Modern FM chipsets usually use phase locked loop (PLL) for bit-rate clock recovery. The frequency of the PLL is automatically tuned according to bit rate at the sender, i.e., the FM station. As a result, the time for decoding one RDS block in the FM chipset is highly stable, which should be around 21;894 ms (i.e., 26=1187:5s for a block of 26 bits). Such a periodic interrupt signal provides a high-precision time base for calibrating the clocks of sensor nodes.
Some FM stations broadcast time information (referred to as 'Clock Time, CT' group) which can be used to synchronize portable or on-vehicle radio clocks. A CT group includes day, hour, and minute information and is broadcasted every minute. However, this time broadcasting can not be used for clock calibration in sensor networks for three reasons. First, only a small number of FM stations support this function. In our experiments, we found that only two stations in Table 1 , i.e., 88.9 and 90.5 MHz broadcast CT group. Second, as stated by the RDS standard [1] , the minute edge i.e., the absolute time of a minute can fall within AE100 ms around the end of the CT group. Thus, its accuracy In Fig. 1 , we show the durations between two consecutive CT groups for two FM stations. The average lengths of the durations for both stations are around 59.982 s. Moreover, in Fig. 1 we can see a lot of variations. Finally, in order to receive the CT group, the FM receiver needs to be turned on frequently. This consumes a lot of energy making it illsuited for low-power sensor networks. In conclusion, the time information inside the RDS broadcasting cannot be used to achieve clock calibration in sensor networks. Energy consumption is a major concern for sensor network applications. Current commercial FM receiver chipsets with RDS decoder cost around 40 to 60 mW which is comparable with those of low-power radio transmitters, e.g., $ 48:5 mW for CC1000 [5] and $ 52:2 mW for CC2420 [6] (both in TX mode, output power 0 dBm). These results suggest that an FM receiver must be duty-cycled in order to achieve a long lifetime required by many WSN applications.
HARDWARE
We designed an FM Receiver which adopts TEA5764HN chipset [23] for its low power consumption (40 mW on active mode) and easy integration with current WSN platforms. TEA5764HN is connected to the SensHoc node which uses exactly the same components as TelosB. More details of our hardware platform can be found at our conference paper [14] .
Generating RDS Clock
After decoding each RDS block, the FM receiver generates an interrupt on the intx wire of TEA5764HN that is connected to the SensHoc node. The frequency of this interrupt is stable, as the RDS data decoding is regulated by the highly stable pilot-tone frequency from the FM radio station. For the convenience of composition, we refer to this periodic interrupt pulse as the RDS clock hereafter. Our idea is to have each sensor node equipped with an FM receiver synchronize its clock with the RDS clock. However, our measurement shows that RDS interrupts may occur at different times on different FM receivers although they are triggered from the same RDS data stream, due to an issue referred to as sampling edge offset. We now describe the issue in detail and offer a solution.
In addition to the interrupt, the RDS decoder outputs two other signals simultaneously, i.e., data and bit-rate clock. Note that the clk is generated by the PLL according to the FM RDS bit rate. It is used to sample the data signal and finally obtain the '01' sequence. These two signals can be obtained via data and clk wires on TEA5764HN, respectively. Fig. 2 shows the signals on intx, data, and clk of two receivers using a logic analyzer. During the experiment, the two FM receivers lock to the same FM station. As a result, the signals on the data wires, i.e., data1 and data2 are the same. However, the two bit-rate clocks, i.e., clk1 and clk2, are different. The key observation in Fig. 2 is that the first FM receiver samples data on falling edges while the second on rising edges as shown in the two rectangles. The reason is that TEA5764HN does not specify which edge is used for data sampling. In our experiments, we observe that the sampling edge is chosen at the time that the FM receiver locks to the channel. However, the RDS interrupts are always triggered by rising edges as shown by intx1 and intx2 in Fig. 2 . As a result, there is an offset between the time of the interrupts for the same RDS block on the two receivers if their sampling edges are different. This is referred to as the sampling edge offset hereafter.
The sampling edge offset is around half of the time for decoding a bit, i.e., 421 ms. As a result, to address this issue, we have each FM receiver monitor the duration between a rising edge of the data and the last rising edge of the clk (will be described in Section 8.1 in detail). If the interval is around 421 ms (about 14 ticks of the 32.768 KHz crystal on TelosB), data is sampled on rising edges, otherwise on falling edges. In the case of rising edge sampling, the recorded native time is subtracted by 421 ms in order to remove the offset between different FM receivers.
It is well known that there is a delay between a wire rising and the micro-controller's response to the interrupt, namely the interrupt handling time (IHT). The IHT is nondeterministic especially when the interrupt is blocked by another interrupt with higher or equal priority. To mitigate this affect, the interrupt handling component records the time of an interrupt only if the interval between this and the last interrupt is close to 21; 894 ms (about 717 native clock ticks). As a result, each node needs to monitor several sequential interrupts (3 $ 5 in our implementation to make sure the recorded time is not affected by other interrupts).
A MEASUREMENT STUDY OF RDS
We exploit the RDS signal to generate the RDS clock. In this section, we measure the availability of the RDS signals in both outdoor and indoor environments.
Outdoor RDS Signal Measurements
We carried out a number of measurements with our FM receiver board. The purpose of our measurement study is two fold. First, we are interested in the accuracy and stability of RDS clock over a long period of time. Second, we are interested in the impact of mobility and data loss on the RDS timing performance as WSNs are increasingly used in mobile environments (e.g., for vehicular sensing or patient monitoring). We carried out measurements in two different scenarios: in our lab for a period of six days where the node is placed at a fixed location, and on a vehicle driving through a metropolitan area including local roads, highways, and the campus of Michigan State University. Fig. 3 shows the driving route where the whole area covered is over 40 km 2 . In order to accurately measure the timing of RDS clock, we wire the interrupt pin of TEA5764HN to a GPS module with accuracy around 14ns [2] . Once an RDS block is decoded, an interrupt is generated where the corresponding UTC time is read from GPS. The recorded times are sent to a laptop via the serial port and logged into files. In the first scenario, we lock the FM radio to a single station on 90.5 MHz. We observed that the signal during the period of six days is excellent and only a very small Block Loss Rate (BLR) is observed (< 0.001 percent). A block loss is caused by bit error during the decoding process. In fact, the signal strength is strong in all indoor environments based on our experiments. We plot the histogram of the intervals between two sequential interrupts in Fig. 4 , where each bin occupies 1 ms.
In Fig. 4 , we can see over 38 percent of all intervals fall into the central bin [21894, 21895). However, there are a significant amount of jitters on each side of the central bin. This is caused by the phase locked loop used to generate the bit-rate clock to decode each RDS data bit. In order to lock the bit-rate clock to the timing of the RDS bit stream, PLL has to frequently amend the phase of the bit-rate clock. Therefore, the time used to decode one RDS data bit has significant jitters. However, one should note that, the mean frequency of the bit-rate clock should be the same with the data rate of RDS broadcast in order to correctly decode the RDS data as long as the RDS decoder is locking to the FM channel. Thus, the jitters observed in our experiments distribute symmetrically on both sides of the central bin.
In the second scenario, we program the FM radio to lock to three different stations (92.9, 90.5, and 94.9 MHz) in a round-robin fashion. The radio listens to a station for 10 seconds and then turns to the next station. The whole trip lasts 1 hour. We find that the driving speed has no obvious impact on the BLR. However, the BLRs of all three FM stations are significantly higher than that measured in the lab, as shown in Fig. 5 . This is likely due to the higher signal attenuation, channel fading, and multi-path effects, resulting in significantly variable receive signal strength in a mobile environment.
A key question we ask is whether the poor block reception in mobile environments affects the RDS block accuracy. We separate the whole data samples from both static and mobile scenarios into a sequence of bins, where each bin represents one minute. We calculate the frequencies of the received RDS clocks for each bin and plot a per-minute cumulative distribution function (CDF) in Fig. 6 . We can see that the clock frequencies under all scenarios remain in a very narrow region. For the static scenario, the transition region is from 45.67292 to 45.67308 Hz. For the mobile scenarios, the variance is slightly larger. However, the mean frequencies for all the three FM stations are quite stable. The reason is that the RDS clock frequency should always lock to the RDS broadcast data rate which is not affected by mobility under normal driving speed.
In conclusion, our measurement results show that the RDS clock is highly stable and hence is a viable means to calibrate the clocks of sensor nodes distributed in a large geographic region over a long period of time. However, we observed high RDS BLRs in mobile environments. As a result, the FM receiver must stay active longer in order to gather enough RDS clock ticks for calibrating sensor clocks, which leads to higher power consumption. We evaluate the impact of data loss on power efficiency of our system in Section 8.2.
Indoor RDS Signal Measurements
Previously, we have shown the availability of the RDS signal in our driving experiments. Here, we evaluate the indoor reception of the RDS signals. The experiments were carried out on the first and the third floor of the three-story Engineering Building at Michigan State University. As the FM chipset TEA5764HN [23] does not provide a direct estimation of the received signal strength, we collect the Block Loss Rate to imply the signal quality. One should note that BLR does not affect the calibration accuracy but only prolong the wakeup time of each calibration as discussed later. Fig. 7 shows the map of the first floor. The map of the third floor is omitted due to the page limitation. For each floor, we select several measurement locations which are shown as grey circles in Fig. 7 . We chose totally 12 measurement locations on the first floor while 11 on the third floor. Some measurement locations reside on the corridor surrounded by thick walls as shown in Fig. 7 . At each measurement location, we turn on the FM receiver, lock it to a preselected FM station (90.5 MHz), and collect the BLR during a period of 3 $ 5 minutes.
The labels beside the measurement locations in Fig. 7 show the average BLR during the experiments. Generally, the observed BLRs on the third floor are smaller than those on the first floor. This is expected because multiple floors degrade the RDS signal resulting in more block loss. However, the RDS signal is still good enough for the purpose of clock calibration which will be discussed in detail later in Section 8. In conclusion, FM signals have a good indoor reception.
APPROACH OVERVIEW
In this work, we propose the RDS-assisted clOck Calibration for Sensornet. In this section, we first describe the design goals of ROCS motivated from typical WSN applications. We then discuss the basic idea of ROCS. Finally, we provide an overview of the ROCS system architecture.
Design Goals
WSN applications need a common notion of time for many important functions. In this study, we focus on two fundamental requirements of many WSN applications, namely event timestamping and inter-node coordination. For event timestamping, a system is required to tag the sensed data with timestamps. This is important for many signal processing algorithms such as event detection and target tracking. For instance, in distributed data fusion [24] , samples collected by different nodes can be fused only when their timestamps indicate the association with the same physical event. Inter-node coordination is another important time-sensitive function in WSNs. In a typical dutycycled media access protocol, two nodes may agree on a wake up period to communicate with each other. However, they may miss the chance of communication if their time representations are inconsistent. Although this can be dealt with by allocating a guarding time, it leads to additional energy consumption.
An important observation is that the above two important functions do not always require the network to maintain an accurate wall clock time as long as clocks of nodes are synchronized. In this work, ROCS is designed to achieve energy-efficient clock calibration, and it can be integrated with existing mechanisms (e.g., FTSP [16] ) if a wall clock time needs to be maintained in the network. We note that the overhead of maintaining a wall clock time is significantly reduced when clocks of nodes are already synchronized to a global reference.
Maintaining Logic Time
We now discuss the basic idea of ROCS. Nodes running ROCS maintain a logic time induced from two different clocks. Each node has a built-in native clock denoted as c n ðtÞ (usually a crystal oscillator) in unit of the native time tick. On our SensHoc platform, the frequency of the crystal oscillator is 32.768 KHz and, hence, each tick is about 30:51 ms. The RDS interrupt pulse could be viewed as a reference clock, namely the RDS clock denoted as c r ðtÞ. The RDS clock time is defined in the number of interrupts, i.e., one per about 21;894 ms. Besides these two clocks, each node maintains a logic clock, which is generated from the combination of the native clock and the RDS clock. We use Fig. 8 as an example to illustrate the generation of the logic time.
In Fig. 8 , we combine the native clock and the RDS clock in order to achieve accurate event timestamping. The system records the time in the RDS clock (i.e., tick 1 ) at the occurrence of the event. The recorded time is coarse-grained since each RDS clock tick occupies around 21;894 ms. In order to indicate the phase within the last RDS clock tick, the system records tick 3 -tick 2 which is the elapsed time in the native clock since the last RDS interrupt. Suppose tick 0 is the start point of the RDS clock (e.g., the first RDS interrupt since the system booting). Then, the logic time of the event can be expressed as ðtick 1 -tick 0 Þ þ a Á ðtick 3 -tick 2 Þ where the frequency ratio a is defined as the ratio of the frequency of the RDS clock to that of the native clock, i.e., a ¼ f r f n ;
where f r and f n are the frequencies of the RDS clock and the native clock, respectively. Note that a is a time-varying parameter due to the dynamic clock drift of sensor nodes which may be caused by several environmental factors such as temperature, humidity, pressure, and supply voltage. We now formally define the logic clock as the number of RDS clock ticks since the start point which is denoted as c l ðtÞ. The integral potion of c l ðtÞ indicates the number of RDS interrupts since the start point while the fractional potion indicates the phase within the last RDS clock tick.
Maintaining such a logic clock on each node is beneficial. When an event is sensed by two nodes, although their native clocks suffer from drift, the logic times of the event remain close to each other as the RDS clock is a global reference. The drawback is that continuously maintaining the logic time requires the the FM receiver to be on all the time, which consumes significant amount of energy and is illsuited for low-power sensor network applications. Therefore, instead of directly maintain the logic clock, we use an approximation which predicts the logic time using the native clock and the frequency ratio a. Moreover, in order to ensure the accuracy of the prediction, the FM receiver is periodically turned on to calibrate the prediction. As a result, the FM receiver is off in most of the time which can significantly reduce the energy consumption.
The predicted logic time is denoted as c 0 l ðtÞ, which shares the same start point with the logic time c l ðtÞ, i.e., c l ð0Þ ¼ c 0 l ð0Þ. Our approach can be illustrated in Fig. 9 where calibrations are triggered periodically. The interval between two sequential calibrations is called a calibration interval. The FM receiver is only turned on at each calibration where the prediction accuracy is ensured by calibrating the predicted logic time according to the actual logic time. On the other hand, during each calibration interval, the predicted logic time is mapped from the native clock time using the frequency ratio a. For instance, x native clock ticks corresponds to x Á a predicted logic clock ticks. The underlying assumption is that the frequency ratio a keeps constant over time, which however does not hold due to frequency drifts of the native clock and the RDS clock. As a result, the prediction incurs significant error between the predicted logic time and the actual logic time especially when the elapsed time since the last calibration is long.
There are two challenges in the proposed ROCS approach. First, nodes need to estimate the value of the frequency ratio a at each calibration which is used to predict the logic time during the next calibration interval. Intuitively, a could be calculated using the numbers of native clock ticks and the RDS clock ticks during a period of time measured in history. However, as the FM receiver is off during the calibration intervals, the number of RDS clock ticks can not be directly measured. Moreover, it is nontrivial to determine the optimal length of the period used in the calculation in order to minimize the calibration error during the next calibration interval. Second, there is a tradeoff in setting the lengths of the calibration intervals, where long calibration intervals lead to more energy savings, however, also introduce larger calibration errors. Therefore, the lengths of calibration intervals should be carefully determined in order to minimize the calibration errors while maximizing the system lifetime.
ROCS System Architecture
The architecture of the ROCS system including both hardware and software components is shown in Fig. 10 . Each node in the network tunes its FM receiver to the same channel for receiving the common RDS service. Channel selection can be made offline by choosing the one with the highest signal strength. Typically, a FM station transmitting at 100,000 W can be reliably heard up to 160 km [25] . A longer range (up to 240 km) is possible if no competing signals are present. As a result, allnodes in a city-wide network could listen to the same FM channel. The right part of Fig. 10 shows the key components of ROCS. The interrupt handling component handles the interrupts from the FM receiver and measures the times of the interrupts in the native clock. The calibration component has two main functions: (1) in a estimation, the frequency ratio a is calculated based on the recorded native time sequence during the last several calibration intervals from the interrupt handling component; (2) the calibration cycle management determines the length of the next calibration interval based on the calibration error in the last calibration interval. The interface component provides interfaces to access (e.g., read or write) the logic time, which can be used by upper layer protocols or applications. 
DESIGN OF ROCS
In this section, we discuss the details of the design of ROCS. In particular, in Section 7.1, we discuss how to predict the logic time during calibration intervals. In Section 7.2, we propose an adaptive method to adjust the lengths of calibration intervals. Annotations in this section can be found in Table 2 .
Logic Time Prediction
As discussed in Section 6.2, the system needs to estimate the frequency ratio a in order to predict the logic time during calibration intervals. We use the example shown in Fig. 9 to explain how to estimate the frequency ratio at the ith calibration. Let t i to be the wall clock time of the ith calibration. Suppose x i and n i to be the numbers of native clock ticks and the RDS clock ticks during the calibration interval before the ith calibration (i.e., from t iÀ1 to t i ), respectively. One should note that the time between two calibrations is a multiple of the length of interrupt interval as each native time reported from the interrupt handler corresponds to an RDS interrupt.
We use a i to denote the frequency ratio estimated at the ith calibration. Then we have
where D i is the nondeterministic error caused by several factors: (1) the time for handling interrupts which is around 10 ms according to our measurement based on a logic analyzer; (2) interrupt jitters (as observed in Fig. 4 ) which are usually less than 18 ms; (3) measurement errors due to the 32.768 KHz low-resolution crystal oscillator with mean 30:5 ms. Hence, D i is a combination of these errors which represents a duration which is usually shorter than 60 ms. In practice, D i is negligible compared with a i Á x i because the calibration interval is usually 10-60 minutes. In order to calculate the a i while eliminating the error, we use a linear regression method proposed in [8] , [16] . Note that the variations of the on-board crystal oscillator may not vary linearly in unstable environments. However, in that case, the calibration intervals will be decreased in an adaptive manner which is detailed in the next section (Section 7.2). As a result, we can still assume the environment remains stable in short terms. Suppose each node maintains a table of the last l hx; ni tuples (i.e., hx i ; n i i, hx iÀ1 ; n iÀ1 i, . . .) which is called the regression table. Then we use linear regression to fit these points with a line as shown in Fig. 11 .
Then a i is the slope of the fitting line. The size of the regression table is determined by the relation between the frequency ratio variances (due to frequency drifts) and the nondeterministic errors defined in Eq. (5). When the calibration intervals are short (e.g., several minutes), the frequency ratio variances are small while the impact of the nondeterministic errors is dominant. Therefore, using several entries (3) (4) (5) in the regression table is beneficial because the influence of the nondeterministic errors could be reduced during the linear regression. However, when the calibration interval is long (e.g., > 10 minutes), the frequency ratio variances become the dominating factor while the nondeterministic errors can be ignored. Consequently, it is sufficient to estimate the frequency ratio using only the last two entries in the table. In our approach, the lengths of calibration intervals are usually longer than 10 minutes, therefore, we fixed our regression table size to 2 in our implementation. We have evaluated this using traces collected from six nodes where the total length exceeds 100 hours. The results show that, in most cases, the estimated frequency ratio is preciser with a table size of 2 than that of 3 or larger. However, these results are omitted here due to the space limitation which can be found in [14] .
So far in our discussion, we have assumed n i to be known previously. However, we only know the number of native clock ticks (i.e., x i ) during the calibration interval as the FM receiver is turned off. Therefore, we need to calculate n i . The frequency ratio a i is determined by n i as shown in Eq. (2). Therefore, even miscalculating n i by 1 or 2 will lead to wrong frequency ratio estimation. We use the equation in Eq. (3) to calculate n i , i.e.,
where a iÀ1 is the frequency ratio estimated in the i À 1th calibration. For instance, in order to derive n 4 in Fig. 11 , we can use a 3 estimated in the third calibration, i.e., n 4 % a 3 Á x 4 . As n 4 is an integer and, therefore, we use the rounding operation in Eq. (3). Initially, a 0 is set using the theoretic frequencies of the native clock and the RDS clock. To ensure that we derive the correct n i with Eq. (3), the calibration error at the ith calibration (accumulated from t iÀ1 to t i ) should be less than half of one RDS clock tick. Empirically, setting a long calibration interval may lead to error exceeding half of the RDS clock. On the other hand, too short calibration intervals lead to energy waste. As a result, we need to carefully choose the calibration interval which is detailed in the next section. We now formally derive the predicted logic time c 0 l ðtÞ for any wall clock time t after the start point of the RDS clock. 
According to Eq. (4a), c l ðtÞ ¼ c 0 l ðtÞ when t ¼ t i and, therefore, eðt i Þ should be zero. However, one should note that there is a delay in amending the logic time after t i for handling the interrupt and doing calculations. Hence, the calibration error at t i is
where c 0 l ðt iÀ1 Þ þ a iÀ1 Á ðc n ðt i Þ À c n ðt iÀ1 ÞÞ is the predicted logic time using the last estimated a iÀ1 as shown in Eq. (4b). For t 2 ðt iÀ1 ; t i Þ, eðtÞ can not be computed because the logic time c l ðtÞ is unknown. However, it could be estimated by assuming the calibration errors increase linearly with the elapsed time after the last calibration.
We verified this assumption using experiment on our SensHoc nodes lasting over 3 hours, during which we fixed the calibration interval to 30 minutes. However, we turn on the FM receiver every 2 minutes to calculate the instantaneous calibration errors as ground truth. Fig. 12 shows the calibration errors versus the experiment time. The first observation is that the error drops to 0 at each calibration then grows nearly linearly during each calibration interval, which is consistent with our assumption. Another observation is that eðtÞ yields different trends in different calibration intervals. As a result, we may adaptively select the length of the calibration intervals in order to maximize energy savings, which we will discuss in the next section.
Calibration Interval Adaptation
In order to achieve a small calibration error, a straightforward approach is to perform the calibration frequently. However, an active FM chipset consumes significant amount of energy (40 $ 60 mW). Therefore, the length for each calibration interval should be maximized in order to save energy. Fig. 12 shows that the calibration errors yield different trends in different calibration intervals, which offers opportunity for adapting the lengths of calibration intervals.
If a node is able to calculate the instantaneous calibration error, it can optimally choose to perform calibration when a violation of the error constraint is detected. However, the calibration errors can only be derived during each calibration as discussed perviously in the last section. As the calibration error increases linearly with time, we may estimate the calibration error by measuring the growth rate of the calibration error. However, the measurement itself incurs energy consumptions by turning on the FM receiver. For these reasons, we developed a heuristic method to set the lengths of calibration intervals based on our experimental observations. Fig. 13 shows the estimated values of the frequency ratio a and calibration error eðtÞ observed in our experiment with one node where the settings are the same as that of the experiment described in the last section. We can see in Fig. 13 that we get large calibration errors when a changes rapidly (200-400 min). In contrast, when a keeps stable (400-800 min), the calibration errors vary slowly over time. According to the results in Fig. 13 , when the frequency ratio changes rapidly, we should reduce the length of calibration intervals. Otherwise, we should increase the intervals in order to save energy. Based on these observations, we adopt the additive increase/multiplicative decrease (AIMD) algorithm to adaptively choose the calibration interval. Let t i to be the length of the calibration interval after the ith calibration (i.e., from t i to t iþ1 ). We use the following equations for setting the length of the calibration intervals, where eðt i Þ is calculated using Eq. (6)
At the beginning of the calibration process, the calibration interval is set to t 0 . In our implementation, t 0 is 30 seconds. B in Eqs. (7b) and (7c) represents the error bound that specified by certain applications.
At the ith calibration, if eðt i Þ < B, we increase t i by adding a to the previous t iÀ1 as shown in Eq. (7b). Otherwise, we set t i to t iÀ1 =b where b > 1, i.e., we decrease the length of the next calibration interval. The intuition behind our AIMD algorithm is that we increase the calibration greedily in case that the calibration error is lower than the error bound, which implies so far the frequency ratio varies slowly. In contrast, when a violation is detected, the system may enter a period when the frequency ratio changes rapidly, e.g., the period between 200-400 minutes in Fig. 13 . Thus, we decrease the length of the next calibration interval in order to ensure the prediction accuracy. We restrict the length to t max (1 hour in our implementation). The reason is discussed in the previous section. Basically, when t i is sufficiently large, it may result a long period where eðtÞ exceeds the error bound if the frequency ratio changes significantly during a calibration interval. If the calibration error after 1 hour exceeds half of the RDS clock tick, the corresponding clock skew variation should be at least 21; 768=7; 200 % 3 ppm, accounting for $ 17 degrees of temperature change [13] . We notice that this is actually rare in practice. Therefore, setting 1 hour as the upper bound of the calibration interval is conservative which prevents our system from large calibration errors. It is nontrivial to choose optimal settings for a and b. Generally, settings with a large a and a small b emphasize energy efficiency while settings with a small a and a large b tend to minimize the calibration errors. In our implementation, we set a ¼ 4 and b ¼ 2:5, which conservatively make our calibration approach react fast to calibration errors, leading to short calibration intervals. We conducted extensive experiments to evaluate these settings and comparisons were made between adaptive and periodic calibration approaches. Our results show that the adaptive calibration approach satisfies the required calibration precision in most of the time while maintaining a low power consumption. However, these results are omitted here due to the space limitation and more details can be found in [14] . One should note that, as each node increases or decreases its calibration interval separately, different nodes thus operate on distinct calibration intervals.
IMPLEMENTATION AND EXPERIMENTATION

Implementation
We implemented ROCS in TinyOS 2.1x on the SensHoc platform. Our implementation can be divided into two parts: the driver for FM chip TEA5764HN and the components shown in Fig. 10 . The driver implements the I 2 C interface operations and the pin configurations. The micro-controller of the SensHoc platform (i.e., MSP430F1611) provides a hardware interface for I 2 C communication, which, however, has already been used. Therefore, we use two GPIO pins to emulate the I 2 C interface. The other three functional pins (intx, data, and clk) are configured to interrupt mode. As a result, our implementation needs five pins in total, three of which support interrupt mode.
After the system initialization, the system enters a state machine with three states: Sleep, Edge Detection, and Calibration. The system remains mostly in Sleep mode to save energy. In the Sleep mode, ROCS uses native clock to estimate the logic clock as discussed in Section 7.1. When a timer fires, the FM receiver is turned on and a following interrupt triggers Edge Detection, during which we use the method described in Section 4.1 to distinguish the edge used for sampling the data bits. Afterwards, ROCS enters Calibration which updates the logic time, estimates the frequency ratio, and set the sleep timer length for the next calibration interval.
Listing 1 shows the key TinyOS code of frequency ratio estimation during Calibration where p means the reciprocal of frequency ratio. Line 1 to 5 calculate the number of native clock ticks (denoted as x) during the last calibration interval. Line 7 to 17 estimate the number of RDS clock ticks (denoted as n) during the last calibration interval. Basically, we use x and p (estimated in the last calibration) to derive n. However, as x is very large while p is a float value, it is quite challenging to precisely get the value of x=p especially on a low-power platform. In order to ensure that the derived n is precise, we first separately estimate the integral (Line 8) and fractional (Line 10) parts. Then, we conversely verify the derived n from Line 14 to 17. After obtaining n, we can derive the calibration error and p respectively as shown from Line 18 to 21.
We provide several interfaces to access the logic clock including read and write. The read interface returns the instantaneous uint64_t logic time. The high 32 bits store the integer part of the number of RDS clock ticks since the beginning of the calibration process. The low 32 bits store the number of native clock ticks within the last RDS clock tick. The write interface can be used to modify the logic clock for synchronizing the logic times of different nodes. To evaluate ROCS, we build a hardware testbed shown in Fig. 14 . Each SensHoc node is integrated with a FM receiver and connected to a laptop via USB port. Each node can send information to the laptop using the serial communication component in TinyOS.
Power Consumptions
An important metric for evaluation is the energy consumption. The energy consumption of ROCS is mainly caused by the active state of the FM receiver. As a result, it can be quantified by the average length of the calibration intervals. We evaluate the lengths of the calibration intervals based on traces collected from six different nodes. The total length exceeds 100 hours. Each trace is collected from a separate SensHoc node placed in our lab. For each node, we turn on the FM receiver every two minutes and record the hx; ni tuples, where x and n are the numbers of native clock ticks and RDS clock ticks during the last 2 minutes, respectively. Therefore, each set of trace contains a sequence of hx; ni tuples.
With the traces, the adaptive calibration is achieved by selectively reading the tuples from the traces. For instance, if the length of a calibration intervals is fixed to 10 minutes, we only read the tuples with indexes that satisfy index mod 5 = 1 (i.e., 1, 6, 11, . . .), where the gaps between two sequential readings are four tuples. The adaptive calibration is achieved by varying the length of the gap between two successive readings. We run our adaptive calibration method on the collected traces. Recall that the parameters of our adaptive calibration approach is set to a ¼ 4 and b ¼ 2:5. The error bound B is set to 500 ms. In our simulation, the average length of calibration intervals is always larger than 30 minutes, while the outage time when the calibration error exceed 500 ms are all below 5 percent.
In our implementation, each calibration takes around 500 ms (includes chipset initialization and preprocessing) and the energy consumption of TEA5764HN is around 40 mW. The estimated power consumption under different duty cycles is plotted in Fig. 15 . The power consumption decreases sharply with the increase of the calibration interval length. The power consumption of our approach is usually less than 20 mW as the average calibration length is usually larger than 30 minutes as discussed previously. This is desirable for low-power sensor platforms. We also plot the mean and max calibration errors under different calibration intervals in Fig. 15 . One can see that both errors increase linearly with the length of the calibration intervals. However, even when the calibration intervals are as long as 60 minutes, the mean calibration error is only 216.18 ms. On the other hand, the max calibration error increases drastically. However, we can see a huge gap between the mean and the max, which indicates that most calibration errors remain small with only a small number of peaks. The results of Fig. 15 confirms that our settings achieve a good calibration accuracy with a very low power consumption. In our evaluation, the SensHoc sensor platform consumes around 21 mW when the microcontroller is in sleep [22] . When the microcontroller is active, it costs around 5:4 mW [19] . In Fig. 15 , one can see that ROCS draws from several to tens of mW which is comparable with the power consumption of the sensor platform. Hence, it is necessary to extend the length of calibration intervals. Fig. 15 shows the power consumptions under the assumption that no RDS block is lost. In our approach, each node should wait until successfully decoding four continuous RDS blocks in order to assure that the RDS PLL is stable. When the BLR is high, as shown in Fig. 5 , the active time of FM receiver will be longer. Note that this does not reduce the calibration accuracy, but only leads to more energy consumption. We now use the measurement traces from our driving experiments (see Section 5.1) to evaluate the impact of RDS block loss. Suppose the node wakes up at a randomly chosen time during the simulation. We record the time needed to successfully decode four continuous blocks. Fig. 16 shows the simulated active durations for the three FM stations. We notice that the main influence of mobility is block loss, as the moving speed is relatively low compared with signal propagation. Therefore, we only evaluate the energy consumption on mobility.
According to our measurement, there is a period up to 400 ms after powering on the TEA5764HN for initializing the registers, tuning the PLL, and locking to the preset FM channel. Thus, we assume that the initialization duration is 400 ms. Consequently, the minimum active duration is around 487.5 ms shown by the vertical line in Fig. 16 . One can see that the active duration is within 1 s with a probability of over 90 percent for all three stations. As the typical calibration interval is longer than 20 minutes, the resulted duty cycle is below 0.08 percent. This shows that ROCS can achieve satisfactory energy efficiency even in the presence of high RDS data loss rate.
Clock Offsets
We now evaluate the clock offsets among different nodes. The purpose of this evaluation is to show if our approach can satisfy the requirements of two fundamental functions of sensor networks: event timestamping and inter-node coordination, which are discussed in detail in Section 6.1. After all Senshoc nodes are booted up, a special node called the beacon node is used to broadcast one beacon message per minute to all nodes as shown in Fig. 14. A beacon message only contains a 8-bit sequence number and serves as the common time base for evaluating the clock offsets of other nodes. Each node records the sequence number and the corresponding logic time, and then sends to laptop.
We use a window-based method to characterize the offsets between different clocks. Fig. 17 . The height of the window h is defined as follows:
where o max and o min are the maximum and minimum offsets during the period from t 0 to t 0 þ w, respectively, while o init is the initial offset in the window. Note that taking all offsets into consideration is a special case in our windowbased analysis where t 0 ¼ 0 and l is the length of the experiment duration. For a given window, the initial offset o init is taken as the reference offset. We only focus on the offset variances in the window. Therefore, we define the relative offset as joðtÞ À o init j, for any wall clock time t 2 ½t 0 ; t 0 þ wÞ. We use two metrics to characterize the offset variance in the window. The first metric is the mean relative offset o. The mean relative offset o is used to characterize the mean logic time error among different nodes. The second metric is the window height h which has been defined in Eq. (8) . The height h is used to bound the variance range of the relative offset, i.e., we should have joðtÞ À o init j h=2 for t 2 ½t 0 ; t 0 þ wÞ. The variance range is an important performance metric for many functions of sensor networks. In event timestamping, the height of the window determines the time resolution for two nodes to distinguish different events. Similarly, in the scenarios of inter-node coordination, the window height determines how long the guarding time should be allocated in order to catch the communication chance when two nodes wake up.
So far, our discussion is based on the logic time offset of two nodes in a single window. We extend the windowbased analysis for multiple pairs of nodes. First, a sliding window is used where the start time t 0 of window can be any wall clock time in the experiment duration. Second, we define OðwÞ and HðwÞ as the global mean relative offset and the global maximum window height in windows with length w across all individual pairs of nodes respectively. Note that these two metrics account for both the temporal and nodal dynamics in the characterization of the clock offsets.
We now present our experiment results with 12 SensHoc nodes. The 12 nodes are evenly divided into four groups. For each experiment, only one group is turned on where each node reports the recorded timing information to the laptop as discussed previously. The experiment duration for each group lasts longer than 7 hours. The error bound during all experiments is set to 500 ms. The window length is varied from 10 to 180 minutes, i.e., w 2 ½10; 180. In our experiment, OðwÞ for w 2 ½10; 180 remains below 500ms, which means the logic times of different nodes running ROCS are close to each other. Fig. 18 shows the CDF of the offsets between three pairs of nodes. The dash dotted line shows the expected maximum relative offset (1;000 ms) when the error bound is 500 ms. We can see, for the three pairs of nodes, the pairwise offsets are below 1;000 ms in over 97 percent of the time.
During the experiment, HðwÞ for w 2 ½10; 180 ranges from 3,930 to 5;062 ms. According to its definition, H represents twice the maximum relative offset for all pairs of nodes. There is a huge gap between the HðwÞ and OðwÞ for w 2 ½10; 180, which means that although the maximum relative is a bit high, the relative offset remains low in most of the time. We plot the CDF of window height h defined in Eq. (8) with three fixed values of w using the data from a pair of nodes in Fig. 19 . The dash dotted line in Fig. 19 shows the expected maximum window height between a pair of nodes (i.e., 2Â of the expected maximum relative offset which is 1;000 ms). We can see that in 46 percent of all windows where w ¼ 120 the h is below 2;000 ms, which means the relative offsets in these windows are always below 1;000 ms. For w ¼ 30 and 60, the percentages are 82 and 70 percent respectively. Similar results are observed from other pairs of nodes. The overall results show that ROCS can achieve stable clock offsets among different nodes.
In our previous evaluation, we fixed the error bound to 500 ms. We now evaluate the impact of different error bounds. We collect the offsets between three pairs of nodes with different error bounds, i.e., 250, 500, and 750 ms. Each experiment lasts over 24 hours. Fig. 20 shows the CDF of the offsets with different error bounds. One can see that the pairwise offsets increase with the error bound. The mean calibration intervals for the three error bound settings are 20, 23, and 38 minutes, respectively. As a result, one can tune the error bound in order to satisfy different application requirements. In Fig. 20 , one should note that the calibration errors are actually not bounded in ROCS. The key reason is that we turn off the FM receiver in most of the time to save power, and thus, the error grows unpredictably due to the changing environment. However, such a compromise is essential for low-power sensor networks.
So far, we have discussed the offsets among a number of nodes that are physically located in the same office building. As FM broadcasts can cover a large metropolitan area, ROCS is expected to be able to calibrate two nodes far way from each other. Our driving experiment that spans an area of over 40 km 2 (see Section 5) shows that, although the RDS clock remains highly stable, FM receiver suffers a high loss rate, which may cause the delay of calibration in ROCS. Moreover, the performance of ROCS may be affected by drift dynamics of native clocks which are sensitive to temperature. In our experiment, we place one node in our lab while the other in an apartment that is 2.8 km away. Both nodes run ROCS and report to two laptops via serial ports. One challenge is to synchronize the reporting times of two nodes in order to precisely calculate the offset between their logic times. We connect each node to a GPS module which is programmed to generate an interrupt per minute. Each GPS interrupt triggers a report of logic time from two nodes. The experiment lasts around 14 hours. Fig. 21 shows the relative offsets between the two logic times maintained by the two nodes. We can see that the relative offsets between the two nodes are always below 1;500 ms with a mean of 327:4 ms. The result is similar with that obtained when nodes are close to each other as shown in Fig. 17 .
CONCLUSION
In this paper, we propose a new clock synchronization approach named ROCS that exploits the radio data system of FM radios. We extract a periodic pulse from FM broadcasts refereed to as RDS clock and conduct a large-scale measurement study of RDS clock in our lab for a period of six days and on a vehicle driving through a metropolitan area of over 40 km 2 , which shows that RDS clock is highly stable and hence is a viable means to calibrating the clocks of large-scale city-wide sensor networks. We also show the excellent indoor availibility of RDS signal in a three-story building. To reduce the high power consumption of FM receiver, ROCS intelligently predicts the time error due to drift, and adaptively calibrates the native clock via the RDS clock. We implement ROCS in TinyOS on our hardware platform conduct extensive experiments using a 12-node testbed and our driving measurement traces. Although the number of nodes involved is small, both spatial and temporal scales of our study are significant. The indoor experiments last a period of six days. We also evaluate RDS clock in an area of 40 km 2 , and the clock offsets between nodes 2.8 km apart. Our results show that ROCS achieves accurate and precise clock synchronization with low power consumption.
One may note that the RDS clock is only a periodical signal with no time information. As a result, ROCS is only designed for clock calibration. Some applications may require nodes to maintain a wall clock time. A straightforward solution is to use existing message passing protocols like TPSN [9] or FTSP [16] to periodically disseminate a wall clock time across the network. In ROCS, instead of explicitly examining the stability of the native clock, we propose a heuristic calibration interval adaptation scheme. The intuition is that the calibration interval is increased if the native clock remains stable, and vice versa. We introduce several parameters such as a, b, and the error bound B in Eqs. (7a) $ (7c) to make our adaptive scheme tunable under various environments. Our experiment results show that our adaptive schemes works quite well in both indoor and outdoor scenarios. There are also other options to account for the instability of the native clock. For example, the clock skew variations can be measured for each node [4] or compensated with temperature-compensated oscillators (TCO) [3] . However, they can lead to high cost in terms of labor work or price. On the other hand, [22] proposed to use the temperature sensor residing in the microcontroller of Tmote Sky. As the sensor measures the CPU die temperature instead of the crystal temperature, it may not be precise enough. In this work, we set the parameters of a and b to fixed constants. Varying the two parameters according to the environment actually may further optimize the performance. However, we leave this extension to our future work.
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